个人资料图片
English
  • 全部
  • 搜索
  • 图片
  • 视频
    • 短视频
  • 地图
  • 资讯
  • 更多
    • 购物
    • 航班
    • 旅游
  • 笔记本
报告不当内容
请选择下列任一选项。
  • 时长
    全部短(小于 5 分钟)中(5-20 分钟)长(大于 20 分钟)
  • 日期
    全部过去 24 小时过去一周过去一个月去年
  • 清晰度
    全部低于 360p360p 或更高480p 或更高720p 或更高1080p 或更高
  • 源
    全部
    Dailymotion
    Vimeo
    Metacafe
    Hulu
    VEVO
    Myspace
    MTV
    CBS
    Fox
    CNN
    MSN
  • 价格
    全部免费付费
  • 清除筛选条件
  • 安全搜索:
  • 中等
    严格中等(默认)关闭
筛选器
Verilog Day 1: Introduction and Data Types Explained from Scratch
2:58
YouTubeChip Logic Studio
Verilog Day 1: Introduction and Data Types Explained from Scratch
Welcome to Day 1 of the Verilog Course by Chip Logic Studio (CLS)! In this video, we kickstart your Verilog HDL learning journey — from understanding what Verilog is, why it’s used in digital design and verification, and exploring all Verilog data types in detail. You’ll learn: 🔹 What is Verilog HDL and why it’s important in VLSI ...
已浏览 99 次18 小时之前
Verilog Tutorial
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts | Beginners to Advanced
1:08:06
Mastering Verilog in 1 Hour 🚀: A Complete Guide to Key Concepts | Beginners to Advanced
YouTubeExplore VLSI
已浏览 2.1万 次8 个月之前
Verilog in 2 hours [English]
2:21:17
Verilog in 2 hours [English]
YouTubeRenzym Education
已浏览 20.9万 次2020年7月23日
Complete Verilog Tutorial for Beginner | Verilog Online Training
57:59
Complete Verilog Tutorial for Beginner | Verilog Online Training
YouTubeMultisoft Virtual Academy
已浏览 1265 次2023年10月11日
热门视频
Serial Adder using Moore FSM | Verilog RTL Design & Testbench Explained
44:34
Serial Adder using Moore FSM | Verilog RTL Design & Testbench Explained
YouTubeVLSI Simplified
9 小时之前
SYSTEM VERILOG Real Time Mock Interview | Download VLSI FOR ALL App | Best VLSI Training in INDIA
43:12
SYSTEM VERILOG Real Time Mock Interview | Download VLSI FOR ALL App | Best VLSI Training in INDIA
YouTubeVLSI FOR ALL
已浏览 35 次1 天前
VLSI FOR ALL Reviews (Experienced) - Why System Verilog & UVM are Key to Crack Frontend VLSI Jobs 💼
26:31
VLSI FOR ALL Reviews (Experienced) - Why System Verilog & UVM are Key to Crack Frontend VLSI Jobs 💼
YouTubeVLSI FOR ALL
已浏览 3 次2 天之前
Verilog Syntax Highlighting
An Introduction to Verilog
4:40
An Introduction to Verilog
YouTubeCompArchIllinois
已浏览 18.1万 次2014年1月22日
Introduction to Verilog | Types of Verilog modeling styles | Verilog code #verilog
4:30
Introduction to Verilog | Types of Verilog modeling styles | Verilog code #verilog
YouTubeExplore Electronics
已浏览 2.9万 次2022年11月11日
Verilog in One Shot | Verilog for beginners in English
2:59:09
Verilog in One Shot | Verilog for beginners in English
YouTubeVLSI POINT
已浏览 5.5万 次2024年5月31日
Serial Adder using Moore FSM | Verilog RTL Design & Testbench Explained
44:34
Serial Adder using Moore FSM | Verilog RTL Design & Testbench E…
9 小时之前
YouTubeVLSI Simplified
SYSTEM VERILOG Real Time Mock Interview | Download VLSI FOR ALL App | Best VLSI Training in INDIA
43:12
SYSTEM VERILOG Real Time Mock Interview | Download VLSI FOR AL…
已浏览 35 次1 天前
YouTubeVLSI FOR ALL
VLSI FOR ALL Reviews (Experienced) - Why System Verilog & UVM are Key to Crack Frontend VLSI Jobs 💼
26:31
VLSI FOR ALL Reviews (Experienced) - Why System Veril…
已浏览 3 次2 天之前
YouTubeVLSI FOR ALL
❤*.(๓˚ ˘ ˚๓).*❤ #베리베리 #VERIVERY #VRVR #강민 #KANGMIN #VERIVERY_FANMEETING #Hello_VERI_Long_Time
0:10
❤*.(๓˚ ˘ ˚๓).*❤ #베리베리 #VERIVERY #VRVR #강민 #KANGMIN #VERIVE…
已浏览 1036 次2 天之前
YouTubeVERIVERY
Top 5 Job Opportunities at Oracle and Qualcomm You Can't Ignore in 2025
0:28
Top 5 Job Opportunities at Oracle and Qualcomm You Can't Ignore i…
已浏览 1.6万 次5 天之前
YouTubeFrontLinesMedia
One Mistake That Can Ruin Your VLSI Career Before It Starts! ⚠️ | VLSI Beginners’ Biggest Mistake 😱
1:01
One Mistake That Can Ruin Your VLSI Career Before It Starts! ⚠️ | …
已浏览 36 次4 天之前
YouTubeVLSI FOR ALL
D-4 💝 연호가 남긴 메시지 | 2025 VERIVERY FANMEETING 'Hello VERI Long Time'
0:14
D-4 💝 연호가 남긴 메시지 | 2025 VERIVERY FANMEETING 'Hello V…
已浏览 596 次23 小时之前
YouTubeVERIVERY
35:21
Day:26 – AHB Protocol – Part 3 (Write channel, response, orderin…
已浏览 246 次5 天之前
YouTubepantechelearning
50:51
Day 29 : AXI Protocol – Coding Day (RTL + Verification TB)
已浏览 290 次23 小时之前
YouTubepantechelearning
观看更多视频
静态缩略图占位符
更多类似内容
反馈
  • 隐私
  • 条款