Abstract: We here demonstrate a noble architecture of a 12-bit SAR-ADC featuring a tail capacitor dynamic comparator and an automatic on-chip sampling signal generator. By eliminating the conventional ...