Abstract: A novel approach of on-chip clock generation and reset noise reduction using the charge pump phase locked loop (CP-PLL) for CMOS active pixel sensor cell (APS) used for subretinal implant ...