Abstract: This paper presents the design of a high-speed, low-noise Full Adder with reduced power dissipation using Differential Pass Transistor Logic (DPTL), which can be optimized for the ...

Abstract: This work presents the design and analysis of low-power arithmetic circuits optimized for approximate computing: the Power Efficient Single Exact Single Approximate (PESESA)-1 and PESESA-2 ...